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PREFACE 
Understanding the methods of data transfer in a 
system is essential to its maintenance. 
computer 
Different 
microprocessors transfer data differently. Data is usually 
transferred between the processor and the system memory or 
between peripherals and the processor. 
Three methods of data transfer were examined in this 
report namely, synchronous data transfer, asynchronous data 
transfer and a combination of the above two methods. 
Synchronous data transfer uses the clock to connect 
sequence and time. Intervals between clock transitions must 
therefore be such as to permit enough time for the 
activities planned for that interval. Asynchronous data 
transfer on the other hand is independent of clock frequency 
at the system l e vel. Communication on the system bus -is 
without a timing signa l a llowing any amount o f t ime between 
data bytes or words. To indicate when data has been rece ived 
or sent, the e xternal de v ice sends a n acknowledgement signal 
to the processor . 
Synchronous /Asynchronous mod e of operation allows the 
synchronous devi ce to be clocke d at its ma x imum operating 
freq ue ncy using an e xternally generated enable CE) clock . 
This way, the processor runs asynchronously and the 
acknow ledgement signal is generated sy nchronous ly wi th the 
e xternal enable clock . 
No one method is superior but the last method is 
iii 
recommended. The method to use depends on the application . 
I wish to express m~ gratitude to all the people who 
assisted me in this work. In particular, I would like to 
thank Dr. Neal Willison for his assistance with special 
t echnical bckground materials, Dr. John Baird for his 
pat ience and assistance, Dr. Craig Anderson for serv ing on 
t he committee, Dr. Larr~ Jones for allowing me to use his 
t exts for references and Miss Jane Bushaw for her support. 
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CHAPTER ONE 
INTRODUCTION 
One of the exciting features of the computer field is 
that concepts and applications once considered exotic and 
unattainable can become commonplace almost overnight. This 
rapid rate of change places a special burden on computer 
professionals if the~ are to sta~ up-to-date with the latest 
developments . The best insurance against becomi ng obsolete 
is a solid educational.background that la~s a foundatiori for 
lifelong learning. A major responsibilit~ of the computer 
educator is to make sure that the educational program 
proper !~ prepa~e students for entrance i nto the computer 
science and eng ineering profession. 
For computer educato~s . developing and maintain1ng an 
up - to-da te curriculum is a major problem . However, these 
p~obl ems a re al so impo~tant to the indust~ial communit~ , 
recent g~aduates since the e ducational background of 
dete~mines how well the~ will be able to contribute to 
future computer developments. The computer societ~ is ver~ 
fort unate to have a g r oup o f membe rs from academia, 
government, and industr~ who, through the part i c ipation of 
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all parties, design a wide range of projects to improve t he 
educational processes at all levels. 
Closel~ related to the educational programs in computer 
science and engineering are the programs in computer 
technolog~. These programs provide graduates 
needed to 
with the 
understanding and technical background maintain 
both the hardware and software of modern computer s~stems. 
Unfortunatel~, many established programs in computer 
technolog~ lack the depth required to prepare a student with 
the tools needed to solve real-world problems. 
The main objective of this report therefore is to 
devise a step b~ step procedure in designing f or a 
synchronous / asynchronous data transfer operation in a 68008 
based mi crocomput er system . 
The dev ised ste ps .to follo w a r e : 
1 ) c hoosing which processor to use, 
2 ) t he pr oces s or's hardwa r e des c r ipt ion , 
3 ) asynchronous data tran s fe r o perat ions, 
~ ) s~ nchronous data t ransfer o perat ions and 
5 ) sy nchronous / asynchronous da ta transfer operat 1o ns. 
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CHAPTER TWO 
SYSTEM DESCRIPTION 
CHOOSING THE PROCESSOR 
As more and more 16-bit microprocessors appear on the 
market, the question of which one to base an educational 
s~stem on becomes more difficult. Ideall~, most designers 
wi l l base their decision on thorough hands-on e xperience , 
but getting hold o f an inexpensive s~stem is 
impossible . 
almost 
The S~stem propose d here is based on an 8 / 16 / 32 b i t 
processo r C 8 - bit e x terna l data bus ; 8 / 16 / 32- bit internal 
data bus ), It is the Mo t orola MC68008 microprocessor. 
There a r e seve ral reasons for choosing this processor , 
namel ~ : 
a ) The 8 - bit e xternal d a t a bus is readil~ i nte rfa c e d 
t o alread~ e x ist ing 8-bit processors , memor ies , and 
periphera l ch i ps . 
b ) The 68008 is sour ce and ob j ect code compat i ble 
with the 16- bit 68000 processor alread~ used in s uc h 
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microcomputers as the Apple Macintosh, the Altos, the 
Commodore Amiga, the Atari 520ST , and the Radio Shack TRS-80 
Models 16 and 6000. 
c) The 68008 has a linear address space Cie, a 
non-segmented addres s space) of one megab~te as compared to 
the 6~ kilob~tes of standard 8-bit processors. 
d) The 68008 like all the other of the 68000 fam i ly 
of processors have powerful addressing modes designed to 
implement high level languages. 
e) Proven reliabilit~ and commitment on the part of 
Motorola to maintain compatibility between its new chips and 
the 68000 processor. 
f) Memor~ mapped input/output CI / 0). Th i s I/0 scheme 
reduces component count CDoughert~, 1986). 
Hardware Description Of The 68008 Microprocessor 
The main component o f a n y c omputer s~stem is t h e 
Central Processing Uni t CCPU ) . It is t he dut~ of the 
processor to ~rovi de o r r eque st data and select pr oper 
address for this data. In addit ion , the CPU 1s c a pab l e of 
performi ng a limi t ed se t of mathemat1cal a nd logical 
o pe r at i ons on the data. 
Proper des ign can r e duce the total chip count i n a 
mi crocomputer 
expandab i lit~, 
s~stem witho u t i ncreasing cost , li miting 
o r sacr ificing perf ormance. These goa ls were 
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accomplished by using the MC68008 microprocessor in 
combination with four other large scale integrated CLSI) 
chips and some support chips as shown in the block diagram 
of Figure 1. 
The MC68008 has the same internal architecture as, and 
is fully software compatible with the MC68000 microprocessor 
unit C MPU), but has an eight bit external data bus. It 
therefore allows the design of a cost-effective system using 
an eight bit non-multiplexed data bus. It also provide the 
benefits of a 32-bit microprocessor architecture. 
The 68008 is available in two packages C a ~8 DIP and 
a 52 DIP packages). The ~8 pin package was used for this 
design. 
The large non-segmented address space of the 68008 
allows large modular proorams to be developed and e xecuted 
efficientl~. This means the program segment sizes are to be 
determined b~ the applicati on rather than the designer who 
rna~ o t herwise be forced to adop t an arbitrary segment size 
without regard to the application's indiv idual requirements. 
The programmer's model of t he 68008 processor is 
identical to t hat of the 68000 as shown in Figure 2. It 
consi sts of s e venteen 32-bi t reg isters, a 32-bit program 
counter, and a 16-bi t status register. The first eight 
reg i sters CD0-07 ) are used as data registers for byte 
C8-bit), wor d C16-b it) , a nd long word C32-bit) operations. 
The second set o f s even registers CAO-A5), the user s t a ck 
pointer CA7) , a nd the s~stem stack pointer CA7') ma~ be used 
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as software stack pointers and base address regi s ters. The 
seventeen registers can also be used as general purpose 
32-bit registers giving the programmer additional 
flexibility. 
Program Privilege Scheme Used By The 68008 
A two-level program privilege scheme provides security 
and high reliability. The programs access only their own 
code and data areas and are restricted from accessing the 
information which they do not need. Such a scheme not only 
prevents the delibrate tampering with data but also guards 
against a faulty program running wild and altering other 
programs. 
The 68008 operates at one of the two privilege levels, 
the supervisor level or the user l evel. 
At the supervisor level, programs have access to all 
processor resources and can e xecute any instruction or 
access any register. Normal ly, on ly the operat ing sys t em C 
a coll ection of specialized programs that control the low 
level processes within the computer, gi ve application 
prog ram s a way to communicate wit h the hardware, and manage 
the sy stem resources CPucket , 1985)) runs at this level. 
Al l the rest of the software, which inc ludes both the 
utility and application programs, execute at the user level. 
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Data !~pes And Addressing Modes Used B~ Ths 58008 
Five basic data types ars supported by ths 68008. These 
data types are: 
a) Bits ( Binary digit ) 
b) Binary coded decimal digits CY: bits ) 
C) Bytes ( 8 bits ) 
d) Words ( 16 bits ) and 
e) Long words C 32 bits). 
There are fourteen address i ng modes C methods by which 
data or other operand is accessed by the processor ) and 56 
instructions C an operation which the computer can perform 
in hardware). This is actually less instructions than the 
o lder 6800 microprocessor. 
The instruction set covers the following classes of 
operations : 
1) Data mo vement 
2 ) Intege r ari t hmetic 
3 ) Sh ift and Rotate 
Lf ) Bit ma ni p u lati on 
5 ) Bi na r\d coded decima l 
6 ) Hi gh le v· e l l a ng uage suppor-t 
7 ) Pr-og ram control 
8 ) S\::jstem con t r-ol and 
9) Logic . 
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Interrupt Structurs Used B~ Ths 68008 
In most applications, programs are seldom executed 
instruction b~ instruction without a break. The need 
frequentl~ arises to respond to an event or exception in the 
form of an interruption from the hardware or software . An~ 
high performance microprocessor must be able to respond 
rapidl~ to a large variet~ of these interruptions with 
var~ing degrees of priorit~. 
The 68008 provides three levels of priorit~ for 
e xternal hardware interrupts. The supervisor program can put 
an external interruption C request for service ) on hold 
prov ided the priorit~ level of the interruption is less than 
or equal to that being serviced. 
As~nchronous Data Transfer Operations · In A 68008 Based 
S~stem 
The 68008 is designed to communicate as~nchronous l~ on 
the s~stem bus; that is without a timing s igna l and wi th an~ 
amount of tims between data byte s or words. To ind icate wh e n 
dat a been received or sent, the device with which the 
58008 is communicating s e nds an acknowledgment signa l to t he 
68008 . This way, the device and the 68008 can operate at 
di ff e r e nt rates and still communicate with each other, 
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because one waits for the other to finish reading or writing 
(Carter and Bonds, 198~). 
The data transfer process between the processor and 
memory or peripheral will usually require the following 
steps: 
1) Address Decoding, 
2) DTACK Generation and 
3) Usage of Interrupts. 
Address Decoding 
The address decode logic generates chip select signal 
to the appropr i ate chi ps C RAM, ROM and Peripherals ) based 
on the addresses being accessed. The address decoder used is 
a four-to-s i x teen decoder C 7~LS 15~) which is e nabled by the 
68008 address strobe CAS) s i gnal. 
The fou r most s i gn i fi can t address lines A16 to A19 are 
decoded, s p l i tti ng the one megab~te memor~ map into si x teen 
102~ b~tes ) blocks . Some of the de v i c e s 
ma y requi r e l ess t h a n 6~Kb~ tes; as a result some of t he 
dev ices rna~ be addressed repeatedly throughou t its 6~Kbyt e 
bl ock. Th is ma~ seem a waste of a ddres s space but it a llows 
adequate me mor y capacity whi l e greatl y s imp l i fyin g t he 
a ddress decod i ng sch eme . The memor~ ma p configur at i on is as 
shown be low : 
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RAM is located at addresses 00000 SFFFF 
ROM is located at addresses AOOOO AFFFF 
- Address locations 80000 - CFFFF are empt !d 
UDP is located at addr esses 00000 DFFFF 
I/0 is located at addresses EOOOO EFFFF 
UPA is located at addresses FOOOO FFFFF 
In an as!::jnchronous S!::jstem, such as the S!::jStem i n this 
design, the address strobe CAS) allows an output to be 
enabled only when a va l id address appears on the address 
b u s . Ual i d data is i nd i cated b!d the data strobe signa l being 
low. 
One of the enable inputs to the address decoder is an 
i n terrupt ack nowledge Cl ACK) . This i n put is designed to 
inhibit an!d oth er outputs during an interupt ack nowled g e 
C!::j cle . Without this i nhibi t signal , output YlS of the 
address decoder will b e s e l ect e d t o cause the read ing o f t he 
S!::jnchrono us b u s a t t he s a me t ime as the inter r u pting dev ice 
is placing its v e ctor on the da t a bus. 
Data Trans f er Acknowke dg e CDTACK) Generation 
To sa tisf!d the requirements o f a sl:Jnc hronous bus 
transfer, an ac know l e g ement signa l - DTACK , mu s t b e sent to 
t he p rocess o r b !d the memor!d or p e r ipheral to i nform it that 
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the transfer is complete . If necessar~. ths processor 
inserts wait states in the cycle until it receives the 
acknowlegement. S i nce this design is geared towards 
educa ting the new 
DTACK signals are 
learne r, simplif i ed simulations of t h e 
generated using easily understandable 
logic circuits-the flip-flop. 
The three possible sources of acknowledgment 
signal-DTACK are Random access memoryCRAM ), Read only 
memoryCROM ) and Peripherals . 
Peripheral devices in the 68008 f a mily have outputs 
which are directly connected to the processor's DTACK input . 
Memories however do not have such an output so a n equ i valent 
signal must be created. Also since cost-e ffective design was 
one of the goa l s of th i s project, the simulation was 
designed to accomodate . various kinds of memory chips from 
diff erent ma nufacturers. 
Read Only Memor~ CROM) DTAC K Genera t o r 
A quad D-type fl i p - flop acts as the DTACK generator for 
t he ROM a s sho wn i n Figure 3. The ROM chip select s i gna l 
CROMOSEL) releases the f l i p fl o p from its cleared sta te 
wh i c h a l l ows a log i c z ero to pro pag a te from one Q' ouput 
( i nverte d out put) t o t he next on s uccess ive rising edge of 
the s~stem clock C8MHz) . The fourth Q' output generates the 
act ive low DTACK whi ch signals t he 68008 to read the data on 
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the data bus and to terminate the bus c~cle. The DTACK dela~ 
time is governed b~ the number of flip-flops and the 
frequenc~ of the system clock, and is chosen to suite the 
ROM access time of the ROM or EPROM being used. 
The R/W signal is include d in the ROM chip select logic 
to enable the detection of illegal operations such as 
write-to-ROM. 
Random Access Memor~ CRAM) DTACK Generator 
Since many small systems will not require much more 
than 6~Kb~tes of s~stem memor~ which can easil~ be supplied 
b~ Static ram CSRAM), Static and D~namic ram DTACK 
generators are discussed. The DTACK logic for the SRAM is 
different from that of the D~namic RAM CORAM) providing an 
effective design alternative if there sho uld be the need for 
such decisi on in the future . In add it ion, the SRAM is used 
partl~ for stack C a data structure in which the last item 
added is the first i tem remo v ed CWilliams, 1985) ) 
operat ions. 
Static ram DTACK g enerator is similar to that of t he 
ROM except that the R/ W signal connects directl~ to the r am 
or rams and is not included i n t he ch i p se lect logic as 
shown in Figure 3. 
A Dynami c ram generator on the other hand is much more 
complex t han the two generators described above because it 
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requires refreshing and addresss multiplexi ng logic. The 
circuit to i mplement a dynamic ram DTACK generator is as 
shown in Figure ~. In this circuit diagram, the 18 low order 
address lines are multiplexed together using three quad 
two-input multiplexers C7~LS157) to form the row and column 
addresses needed by the DRAMs. Like the ROM a nd SRAM 
circuits, a 7~LS175 quad D-type flip-flop is used as the 
DTACK generator . When the ram and rom have the same data 
access times, a single generator can be shared among these 
devices. Most of the benefits of an asynchronous bus will be 
lost if a single generator is shared among several devices 
hav i ng different access times since the processor e xecutes 
an un-necessaril~ long bus c~cle for the faster devices. 
A trade-off can be made between the number of 
components and the un-nec~ssar~ bus cycles in a ver~ pri~e 
conscious design. For Educational pu~pose, clarity takes 
precede nce hence e ach generator shows its · D-type fli p-flop 
e ventho ugh the ROM and RAM generators could have been 
generate d f r om a si ng le flip- fl op b~ using the inverted and 
t he non-inve r ted o u tputs of the fllp-flop . 
The quad flip- f l o p C7~L5175 ) generates t he RAM DIACK 
a nd al so provide the DRAM control si g na ls, row address 
s trobe C RAS ), c olumn address s trobe C CAS ) , write C W) , and 
t he switching si g na l CSEL) fo r the multiplexers . The address 
strobe CAS ) , read / write CR / W) signal, and data strob e CDS) 
a re used to e nsure the DTACK wa ve f orm is generate d correct ly 
fo r the read , wr ite a nd read-modif~ -write bus cycle. F i gures 
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5.1, 5.2 and 5.3 show ths flow c h a r ts for rsad-modif~-writs, 
b~te read, and byte write bus cycle operations 
respective!~. Refreshing of the DRAMs occur during the RAS 
bus c~cle. This can be done either in software or with a 
simple refresh circuit uti l izing a dual flip-flop and a 
timer. 
Usage Of Interrupts 
The 68008 has two modes of interrupt process i ng: User-
vectored inter rupt , where the inter rupting dev ice provides 
a vector number on the data bus, and Auto-vect ored 
interrupt, where a vector address is fetched from memory . 
The two interrupt pins IP LO and I PL2 
connected together in the 68008 thereby 
priorit~ levels 2, S , a nd 7 . Lev e l 7 is 
are internall~ 
prov iding only 
a non-maskab l e 
interrupt C an interrupt that cannot b e inhibited thro ug h 
sof tware ) . 
The int errupt hand l ing l og ic mus t ass ~gn prior~ty to 
i nc oming i nterrupt requests and rou te the i nterrup t 
acknowl edge ClACK ) bac k to tha a ppropr i ate ~nterrupt s o urce . 
An e i g ht- to-three pr iority C7~LS1~8 ) ha nd l es 
interrupt prior i ty in th is d esl gn. 
A t hree- to- eight demultiple xer C7~LS138 ) gene r ates lACK 
s i gnals for the interrupt i ng devi c es. The demultiplexer i s 
1 4 
enabled when address strobe CAS) is asserted and the 
function codes, FCO through FC2 are all high (indicating an 
interrupt acknowledge cycle). The address lines Al,A2 and A3 
contain a three bit binary number corresponding to the 
interrupt priority level being acknowledged. 
Interrupt requests arriving at the processor do not 
force immediate exception processing, but are made pending. 
Pending interrupts are detected between instruction 
executions. If the priority of the pending interrupt is 
lower than or equal to the current processor priorit~, 
execution continues with the next instruction and the 
interrupt exception processing is postponed. 
If the priority of the pending interrupt is greater 
than the current processor priorit~, the exception 
processing sequence is sta~ted at the end of the current 
e xecuion c~cle. 
In the user vectored interrupt mode, the processor 
responds to t he interrupting device by placing the leve l 
number o f the i nterrupt on bits Al through A3 of the a ddress 
bus and drivi ng the function codes CFCO-FC2 ) h1gh. The 
interrupting device then must place a vector number on the 
data bus and pu ll DTACK low to signa l the 68008 tha t the 
vector number is availabl e . The 68008 uses th is vector 
number to a cquire the serv ice routine a ddress from the 
vector table in memor~. The content of the interrup t vector 
whose vector number was previously obtained is fetche d and 
loaded into the program counter , and normal instruction 
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execution commences in the interrupt handling routine. A 
flowchart fo r the interrupt acknowledge sequence is g i ven in 
Figure 5.~. 
In the auto-vector interrupt mode, the processor again 
places the level number of the interrupt on Al through A3 
and drives the function codes high. Then, instead of placing 
a vector number on the data bus, the interrupting device 
pulls the UPA processor pin low. This causes the processor 
to acquire the service-routine a ddress from the position in 
the vector table that corresponds to the interrupt level. 
This design acknowledges to various kinds of 
interrupts: interrupts from the keyboard, Serial 
Input/Output, Printer, Disk controller and other peripherals 
connected to the I/0 decoder shown in figure 10 . 
for 68000-type peripherals such as the communication 
interface CDUART), and the disk controler CIMDC ) , the leve l 
of interrupt acknowledge ClACK ) is connected to an input pin 
on the peripheral for this purpose Ceg. IACK on the DUART). 
Non-68000 type peripherals such as sy nchronous 
peripherals and other processors which are not ca pable of 
these vectored inte rrupt method, need h ardwa re to prov ide 
the UPA signal. Asserting UPA during JA CK signals the 6 8008 
to use the a uto vectors to find one o f the a ppropriate 
i nterrupt handlers. 
Dev ices may be chained e x ternally withi n interrupt 
priority l evels , allowing an unlimited number o f periphera l 
devices to interrupt the processo r . 
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S~nchronous Data Transfer Operations In A 58008 Basad 
S~stem 
Two signals on the 58008 processor provide MC6800 t~pe 
or s~nchronous interface. The~ are: enable CE) clock signa l 
and valid peripheral address CUPA) signal. 
One output from the address decoder that does not 
result in the DTACK signal being generated is the Ualid 
Peripheral Address CUPA) bus sel e ct signal. This signal 
requires a s~nchronous bus transfer . 
In addition, a valid memor~ address CUMA) signal must 
b e provided. Chip select for the s~nchronous peripherals is 
de rived b~ decoding the address bus conditioned b~ the UMA 
signal. The 68008 does not prov ide the UMA signal. The UMA 
signal indicate to the s~nchronous peripheral that there is 
a valid address on the address bus and that the processor is 
s~nchronized to the E cl ock. This s i gnal is produced b~ the 
circuit in fi gure 6.2. The UMA signa l in this circuit 
responds onl~ to a UPA input which signals the processor 
that the address on the bus i s tha t of a s~nchronous device 
a nd that the bus s hould conform to the transfer 
characteristics of a s~nchronous bus. 
To in itiate the transfer , the processor input UPA goes 
low when the decoder UPA signal is l ow. When the 68008 
senses the UPA, it switches into an operating mode in which 
its overall operation resembles that of an 8-bit 5sog 
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processor. In this mode, the 68008 synchronizes data 
transfer with I/0 devices by asserting the clock signal E. 
For a write transaction, the rising edge of E indicates that 
valid data is on the data bus; for read transaction, a 
falling edge indicates that the processor has latched data 
on to its informed data bus. At this point, the 68008 also 
reduces its clock spee d to accomodate the s lower 8-bit 
processor and l/0 devices. Figure 6.1 is a flowchart of the 
inter face operation between the 68008 processor and the 
6800-type synchronous devices. The direction of data 
transfer is controlled by the R/ W signal as shown on Figure 
6.2. 
Sy nchronous/Asynchronous 
68008 Based System 
Data Transfer Operat ions In A 
Runn i ng the 68008 in a synchronous / asynchr onous mo de 
all ows the sy nchronous pe r i pherals to be clocked at their 
highest o per-at i ng frequenc ies usi ng a n e xte r nally gene r a ted 
e na b le CE ) c lock. In this mod e , the 68008 runs 
as \dnchronous lkd a nd t he DTACK signa l is generated 
Sb:!nchronouslb:! wi t h the e x ternal E clock. Th is reduces the 
nu mber- o f wait state s per bus cycle. This appro ac h requires 
more circ u it components but resu lts in i ncreased system 
t hro ughput. Fi gur e 7 shows the c i rcuit of t he interface 
l og ic. I n t h is circuit, the 68008 data bus and t he 
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synchronous date bus are connected via e pair of octal 
latches C7~LS373) Joined back-to-hack . Their enable outputs 
are controlled by t he 68008 's R/W control signal so that one 
latch is enabled for a read and the other enabl e d for a 
write. The latches become latched only when 
memory / peripheral is desele cted. They remain latched unt il 
DTACK is negated in the 68008 bus cycle state 57 as s hown on 
Figure 8 CBarth, 1983) . 
The DTACK signal is generated by the quad J K 
C7~LS112) from the data select CDS) s i gnal 
flip-flop 
and the 
externally generated E clock. The DTACK is then fed to t he 
68008 pr ocessor e very bus cycle except during i n terrupt 
acknowledge ClACK) cycles . During IACK cycles t he 
interrupting peripherals must issue DT ACK in which case the 
per i pheral must provide . the interr up t vector number on the 
data bus, o r i t must i s s ue -UPA s i g n a l . 
As 6800-type o r sy nchronous peripherals are no t 
capable of generat i ng t he i r own in t e r r upt vector number, 
DTACK must be suppresse d a nd UPA asserted i n its place. The 
MPSEL signal f rom t he 7~LSO~ i nverter e nables the 
s ync hronous address d e coder l o g i c f or the memory and 
peripheral dev 1ce s . The r elati ons hip between the 68008 and 
the synchronous b us tim ing for a read operati on is s hown in 
Figure 8. The signa l MPSEL i s asse rted dur i n g s tate 53 
c orresponding t o the beg inni ng of a sy nchronous cycle . Data 
from me mory or peripheral device becomes valid prior to t he 
fa l l ing edge of the e xterna l E clo ck at which time the data 
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is latched b~ one of the octal latches, and the bus c~cle 
terminates at the end of 57. 
5imilarl~, during the 68008 processor's write 
operation, data from the processor becomes valid in 52 and 
DS in 53. Data is latched b~ the memor~ or peripheral device 
on the next falling edge of the external E clock. The signal 
DTACK is asserted and the processor proceeds to terminate 
the bus c~cle . 
The s~nchronous binar~ counter C7~LS163) and the jumper 
block enable the processor and memor~/peripherals to operate 
at several clock rates ranging from 1MHz/2MHz for the 
memor~ /peripherals to ~MHz/BMHz for the processor . 
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CHAPTER THREE 
COMPARISON OF DATA TRANSFER 
METHODS AND CONCLUSION 
ASYNCHRONOUS OPERATION 
To ach iev e clock frequ e ncy i ndependence at a s ys t e m 
level, the MC6BOOB can be used in an asy nchronous manner. 
This e ntai ls using only the bus handsha ke li n ES 
CAS,DS,DTACK,UPA , BERR, a nd HALT ) to control the data 
transfe•. Us ing this method , the address strobe CAS) signa l s 
the s tar t of a bus cy cle a n d ths data str obe s are used as a 
condition fo~ val1d data o n a write c ycle. 
peri phEral dEvice the n responds by placing the requested 
da ta on the data bus fo r a r ead cycle o r lat c h ing data or. a 
write cycle and a sserting t h e da ta trans f e r acK no~l edge 
CD TACK) signal t o te•mi nate the bus cycle . If n o memory o r 
peripheral responds or t h e access is i nvalid, e >~ terna l 
control logic asserts the bus err or CBERR), or BERR and HALT 
s ignal to abort or rerun the bus c ycl e . 
The DTACK signal i s a llo wed to b e asse•ted before the 
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data from a memory or peripheral dev ice is valid on a read 
cycle. The length of time t hat DTACK may precede data is 
given as parameter DL and it must be met in any asynchronous 
system to insure that valid data is latched into the 
processor (Motorola, 1985). Thi s parameter is shown on the 
read cycle timing diagram of Fi gure 9 . On this figure, there 
is no max i mum time specified fr om the asse rtion of AS to the 
assertion of DTACK. This is because the processor will 
insert wait states or cycles of one period each until DTAC K 
is recognized. 
Synchronous Operation 
The role of the ·clock in a synchronous s ystem is to 
connec t sequence and time. The interval between cloc k 
transitions, whethe r these transitions are on one wire or 
d istributed over several wires, must be such a s to pe rmit 
enough time fo r the act ivities planned for t hat interva l 
C Mead & Conwa!::J, 1979 ) . 
To allow for those sy stems which use the s~stem clock 
s1 g na l to generate DTACK and other as~nchronous inpu ts , 
t he as~nchronous inpu t setup time is given as par ame t er SL 
in Fi gure 9 . If this setup is met on an input, such as 
DTACK, the processor is guaranteed to recognize that signal 
o n the next falling edge of t he S!::JStem clock. However , i f 
the input signal d oes not meet the s etu p time, it is no t 
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guaranteed not to be recognized. In addition, if DTACK is 
recognized on a falling edge, valid data will be latched 
into the proces sor Con a read cycle) on t he falling edge 
provided that the data meets the setup time given as 
parameter Sll s hown in Figure 9. Given this, parameter DL 
may be ignored . If DTACK is asserted, with the requi r ed 
setup time, bef ore the falling edge of s~. no waiting states 
will be incured and the bus cycle will run at its maximum 
speed. 
CONCLUSION 
Synchronous systems are b~ far the best known and most 
w i del~ u s ed . However , s~nchronous s~stems possess some 
ser ious limitations wh i ch are made e ven worse as chips 
become l a rger CSe i tz , 1979 ). 
Some o f thes e l i mitat ions are ph~sical in nature and 
relat e to the difficulties o f mov ing information from point 
t o point with in a s ing le cloc k peri o d . Another l imitat i o n is 
the difficu lt~ of managing ver~ large desig ns in a f ramework 
i n which all s~stem par ts must operate together . The s ame 
c o nside r a tion of managing the des ign of ver~ large 
integrated s~stems that provide a motivation for dividing a 
s~stem into modular parts argue that the parts be 
i ndependentl~ timed . If the parts a re e ach s~nchronous 
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systems with independent clocks, information communicated 
from one part to another must be synchronized to the 
receiver's clock. Unfortunately, this synchronization cannot 
be accomplished with complete reliability. The reason is 
that synchronizing elements are bistable and have a 
metastable, or balanced condition that occurs under the 
conditions in which synchronizers must operate. There is no 
bound for the time the bistable element may remain in this 
metastable conditions CMead & Conway, 1979). This boundless 
condition makes it fairly unreliable to synchronize the 
independent parts. 
Finally, there is synchronization failure that does 
occur with synchronous systems. A bistable element in a 
self-contained synchronous system never has the opportunity 
to reach a metastable condition, since satisfaction of the 
timing constraints assures that the output is driven to a 
voltage outside of the metastable range . . But is any system 
self-contained? A system such as a microprocessor may be 
entire!~ synchronous internally but c anno t e x tend th i s 
sy nchronous condition indefinitely to e ncompass al l of the 
e x ternal wo r ld with which it may ihteract. If asynchronous 
s ignals o f e xternal orig in are a l lowed tc ente~ a 
synchronous s~ stem as ordinary i npu ts , the tim i ng 
c onstraints requi red t o assure correct operation cannot be 
satisfied, s ince there i s no known relationship between the 
tim i ng of the async hronous i n puts and the clock Cr1ead & 
Conway, 1979j. 
2.4 
The limitations imposed by the sync hronous disc i p line 
suggest that other discipline be tried. One such disc ip line 
is the asynchronous or self timed discipline in whi c h the 
temporal control is delegated to the participating el ements 
of the system. 
Asynchronous syste ms are interconnections of parts 
which are called elements. Time and sequence are related 
inside elements, so that events such as signal transitions 
at the terminals of an element may occur only in certain 
orders. 
Elements can be thought of as performing computational 
steps whose initiation is caused by signal events at their 
inputs and whose completion is indicated by signal events at 
their outputs. The sequencing of the computational steps is 
determined by the way i~ which elements are interconnected. 
The time required to perform a computation is determined by 
the delays imposed b y the elements between initiation and 
completion, and by interconnection del ays or propagation 
delays. Because of the way asynchronous syste ms operate , 
a dd i t i o n a l c 1 rcuitr ~ as compared to s~nchronous s~stems ar e 
norma ll ~ necessar~ t o c hec k fo r error cond it i ons of the 
s~ stem bus. These c irc ui ts a re often called watchdo g t1mer s . 
A c omprom i s e c an be reached betwe en s ~ nchronous a nd 
as~nchronous disciplines b~ combining the tw o disci pline s as 
discussed ear lier." Usuall~, cost an d purpose will determine 
which discipline is a dop ted. Since t he pur pose o f t hi s 
design is educa t i onal , all the three discip lines namel ~ : 
25 
synchronous, asynchronous, and synchronous/asynchronous are 
treated fully. 
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APPENDIX A 
GLOSSARY OF TERMS 
29 
GLOSSARY 
AS - Address Strobe. This three-state signa l indicates that 
there is a valid a ddress on the address bus . It indicates 
the beginning of a memor~ access. It is also used to lock 
the bus during the read-modif~-write c~cle used b~ t he t est 
a nd set CTAS) instruction . 
ADDRESSING MODE - Also known as the Effective Address. On 
the 68008, this addressing mode is one of several techniques 
for obtaining data for an instruction. Data rna~ be in a 
register, in memor~, or in the status register . The 68008 
has fourteen address i ng modes. 
BERR Bus Error. This i nput i nforms the processor that 
there i s a probl e m with the c~cle currentl ~ be ing e xecuted . 
Problem rna~ be a result of : 
1. nonresponding devi ces, 
2. i n t errupt vector number aqu i s i t ion fail ure, 
3. il legal access r e quest as d e termi n e d b~ a memor~ 
mana gement unit , or 
~. va ri o us othe r appl i cation dependent err ors. 
CPU- Ce nt r al Processing Unit . The CP U is a combinat ion o f 
Co ntrol Un i t CCU) a nd the Ari thmetic Lo g i c Un i t CALU) and i s 
the hea r t o f ever~ c o mputer . The CPU con t r ols a c omputerr 's 
memor~ and I / 0 dev i c es . The 68008 is a n e xampl e of a CPU. 
DIP Dua l In Line Packa ge. Th i s describes t he pa ckaging 
3 0 
style. 
DS - Data Strobe. This three state signal controls the flow 
of data on the bus. When the R/W line is high, the processor 
will read f r om the data bus if DS is low. When t he R/W is 
low, the processor will write to the data bus if DS is low. 
DTACK - Data Transfer Acknolsdge. This input indicates that 
the data transfer is complete . When the processor recognizes 
DTACK during a read cycle, data is latched and the bus cycle 
is terminated. When DTACK is recognized during a write 
cycle, the bus cycle is terminated. 
I NSTRUCTION - An operation which the computer can perform in 
h a rdware. 
I NTERRUPT - An exception caused b~ an e xternal device. 
INTERRUPT MASK Bits 8-10 of the stat us register. The 
68008 will not recognize a n interr upt that is less or equal 
to the value i n t he interrupt mask . CNMI ma~ not be masked 
off in this fashion. j 
I/O Inpu t / Output. The process b~ which a computer 
exchanges informat i on with t he o utside world. 
I/0 DEU I CES - One of several devices, such as a t erminal or 
pr inter, that c a n be connected to a computer fo r pur pose s o f 
givi ng i nformation to o r receiving from the computer . 
K- An abbrev iat i on for "Ki l o" C1000 ) , wh i ch has been 
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adapted to mean 102~ in computer terminology. 
MULTIPLEXER - A device that has a number of inputs and a 
single output and provides a means of selecting the single 
input which is to be transferred to the output. It can also 
be used to generate an arbitrary logical function of the 
selected variables. 
NONMASKABLE INTERRUPT An interrupt that cannot be 
disabled by software. It is a procedure which forces the CPU 
to respond to the interrupt regardless of the status of the 
interrupt disable flag. 
OPERATING SYSTEM - A program that controls the execution of 
other programs and coordinates the function of a computer 
system. 
RAM- Random Access Memor~. Also known as Read- Write memor~ 
because information can be read from it or written to it. 
READ-MODIFY-WRITE OPERATION A operation tha t g uarantees 
that a memor~ fla g has been read and mod ified with no other 
device allowed to access the fla g . 
ROM - Read Only Memor~. Information can be read from this 
memory but cannot be wr itten to it . 
STACK - A data structur e i n wh i ch the last item adde d is the 
first ite m removed . Also a Last In f irst Out CLifO ) da ta 
structure. 
32 
STATUS REGISTER - The 16-bit CPU r e gister in the 68008 
containing the trace, supervisor, interrupt mask, and 
condition code bits. 
SUPERUISOR BIT- Bit 13 in the status register, which governs 
the execution of the privileged instructions. 
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